Workshops

Versal ACAP

Programmable Logic Perspective
NOC
Embedded Design Perspective
AI Engine
Design Tools
Boot and Platform Management
Debugging Hardware
Device Interfaces
Power and Board Design

FPGA and ACAP Design Methodologies

FPGAs for Managers
UltraFast Design Methodology

Languages

VHDL
Verilog
SystemVerilog for Design
TCL

Device Architecture

Versal ACAP
Zynq UltraScale+ MPSoC
RFSoC
UltraScale/UltraScale+
7-Series
Virtex-6
Spartan-6
Spartan-6 Design Migration

Tools and Flows

Vivado Design Suite
Vivado IP Integrator
Vitis IDE
Vitis HLS
PetaLinux
Dynamic Function Exchange
Model Composer

Programmable Logic Design

Essentials of Programmable Logic Design
Advanced Programmable Logic Design
Advanced XDC and Timing Analysis
Advanced Design Techniques
Advanced Timing Closure
UltraFast Design Methodology
Debugging AMD-Xilinx Hardware Designs

Embedded Software Design

Adaptive SoCs for System Architects
Building Applications in MPSoC
Embedded Systems Design Techniques
Operating Systems and Hypervisors
Designing with PetaLinux

Algorithm Acceleration

Accelerating Software Applications in Vitis
Algorithm Optimization
Accelerator Kernels Using Versal AIEngine
Alveo Cards for Accelerate

DSP Design

DSP Primer
Building High Performance DSP Functions

System Design

Designing PCIe Systems
Developing AI Inference Solutions
Developing Multimedia Solutions
Vision Based Applications with Kria

Verification

Advanced VHDL for Verification
SystemVerilog for Verification
SystemVerilog Assertions
UVM

Signal / Power Integrity

Gigabit Channel Design and Modeling

Backplane Architecture

High Speed Serial Link Modeling
Designing Backplanes

Board Design

Defining PCB Stackups
PCB Interconnect Modeling